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Abstract—In recent years, the size and leakage energy con-
sumption of large last level caches (LLCs) has increased. To
address this, embedded DRAM (eDRAM) caches have been con-
sidered which have lower leakage energy consumption; however
eDRAM caches consume a significant amount of energy in the
form of refresh energy. In this paper, we present a technique
for saving both leakage and refresh energy in eDRAM caches.
We use dynamic cache reconfiguration approach to intelligently
turn-off part of the cache to save leakage energy and refresh
only valid data of the active (i.e. not turned-off) cache to save
refresh energy. We evaluate our technique using an x86-64
simulator and SPEC2006 benchmarks and compare it with a
recently proposed technique for saving refresh energy, named
Refrint. The experiments have shown that our technique provides
better performance and energy efficiency than Refrint. Using our
technique, for a 2MB LLC and 40µs eDRAM refresh period,
the average saving in energy over eDRAM baseline (which
periodically refreshes all cache lines) is 22.8%.
Index Terms—Embedded DRAM (eDRAM) cache, leakage
energy saving, refresh energy saving, energy efficiency, low-power,
cache reconfiguration, green computing.
I. INTRODUCTION
To fulfill the performance requirements of state-of-the-art
resource-intensive applications (e.g. [1]), while also meeting
the constraint posed by chip power budget, achieving high
energy efficiency has become vital in modern processor design
to continue to scale performance [2], [3]. To bridge the
gap between the speed of processor and memory, modern
processors use large last-level caches (LLCs) which occupy
a large fraction of chip area. Further, due to large leakage
energy consumption accompanying CMOS technology scaling
[4], the power consumption of SRAM-based LLCs has become
a significant fraction of processor power consumption [5].
In Niagara-2 processor, L2 cache consumes nearly 25% of
the total power consumption [6]. Thus, improving the energy
efficiency of LLCs has become an important issue in modern
processor design.
Recent advances in chip fabrication have enabled use of
embedded DRAM (eDRAM) to build on-chip caches, for
example, the last level caches in IBM’s Power 7 processor [7]
and Blue Gene/L supercomputer chip [8] are designed using
eDRAM. Compared to conventional SRAM-based caches,
eDRAM caches offer higher density and lower-leakage. A
crucial limitation of eDRAM cells, however, is that they
lose charge over time and hence require refresh operations.
The retention period of an eDRAM cell is defined as the
duration of time for which the cell can retain its state; thus
to avoid failures, the cell needs to be refreshed before its
refresh period. Since eDRAM uses fast logic transistors with
a higher leakage current than the conventional DRAM, the
refresh period for eDRAM is nearly a thousand times shorter
than that of conventional DRAM. For example, Barth, et al. [9]
report the refresh period of eDRAM to be 40µs, in comparison
to the 64ms refresh period of a commodity DRAM [10].
Further, with ongoing technology scaling, increasing leakage
and smaller storage capacitance further reduce the retention
period which require more frequent refresh, thus leading to
larger power consumption [11]. It has been shown that for
eDRAM LLCs, refresh energy accounts for nearly 70% of the
total energy consumption, while the leakage energy accounts
for most of the remaining fraction [12]. Thus, reducing the
power consumption of eDRAM is extremely important for
fully leveraging their features and enabling wide-spread use.
In this paper, we present a technique for saving energy
in eDRAM LLCs. Our technique saves both leakage and
refresh energy in eDRAM caches. It uses dynamic cache
reconfiguration approach to intelligently turn-off part of the
cache to save leakage energy and refreshes only valid data of
the active (i.e. not turned-off) cache to save refresh energy.
Since the active portion of the cache is generally reduced, the
refresh requirements are also reduced, which leads to reduction
in the refresh energy of the cache. Our technique uses low-
cost dynamic profiling to collect information about the running
program and uses an algorithm to periodically compute the
energy consumption of different possible cache configurations.
Using this, the cache is reconfigured to the most energy-
efficient configuration. Our technique does not require offline
profiling or manual tuning of its parameters. The energy saving
algorithm runs in software and uses lightweight hardware
support. By virtue of this, the algorithm can easily take into
account, components of the processor other than cache, such
as main memory etc.
We evaluate our technique using Sniper x86-64 simulator
and SPEC2006 benchmarks and compare it with a recently
proposed technique for saving refresh energy, named Refrint
polyphase-valid (RPV) [12]. The experiments have shown that
our technique provides better performance and energy effi-
ciency than RPV. For 40µs refresh period and a baseline 2MB
eDRAM LLC (which periodically refreshes all cache lines),
the energy saving achieved using our technique and RPV
are 22.8 and 13.5, respectively. Moreover, the experiments
performed with 30µs refresh period show that with decreasing
refresh period, the advantage of our technique increases even
further. This shows the effectiveness of our technique. We also
compare our technique against SRAM LLC (which does not
use any energy saving technique) to show the energy saving
achieved by our technique compared to an SRAM LLC. Our
technique is expected to be especially useful in resource-
constrained environments [13], [14].
The rest of the paper is organized as follows. Section
II discusses related work in use of eDRAM caches and
power management in eDRAM caches. Section III discusses
the components of our technique. Section V discusses the
hardware implementation and Section VI discusses the sim-
ulation methodology. Section VII presents the experimental
results and parameter sensitivity analysis. Finally, Section VIII
presents the conclusion and future work.
II. BACKGROUND AND RELATED WORK
Modern computing systems such as laptops, desktops,
servers and other portable systems are currently being em-
ployed in a wide range of applications [15]–[17]. However, as
the carbon footprint of IT increases, the emphasis on energy
efficiency in the design of computing systems is expected to
increase further. To address this challenge, researchers have
proposed device-level and architecture-level innovations and
techniques. In recent years, use of low-leakage devices such as
eDRAM has become a promising approach to manage power
consumption of LLCs.
Researchers have proposed several techniques for reducing
energy consumption of eDRAM caches and DRAM-based
main memory systems. Chang et al. [11] propose a dynamic
dead-line prediction scheme to reduce eDRAM refresh power.
Their scheme avoids refreshing a cache line if the line holds
data which are unlikely to be reused. Wilkerson et al. [10]
propose using error-correcting codes to dynamically detect
and correct bits that fail, which allows using longer refresh
periods for saving energy. For DRAM systems, Ghosh and
Lee [18] proposed a Smart-Refresh technique which avoids
refreshing the DRAM rows which are recently read or written.
However, Smart-Refresh approach does not save energy when
the intensity of access is low. Reohr [19] discusses several
approaches for refreshing eDRAM caches, for example, no-
refresh, periodic refresh and line-level refresh based on time
stamps. Wu et al. [20] propose hybrid cache architectures,
where different levels of cache in the cache hierarchy or
different regions of the same cache can be made of disparate
memory technologies, such as eDRAM, phase change memory
etc.
Several authors have proposed cache reconfiguration based
leakage energy saving techniques in the context of SRAM
caches [21]–[23]. To the best of our knowledge, this is first
work which uses cache reconfiguration for targeting both
leakage and refresh energy in eDRAM caches.
III. METHODOLOGY
In this paper, we assume that the LLC is an L2 cache, and
based on the explanation here, our technique can be easily
shown to work for the case when the LLC is an L3 cache.
We use the term ‘interval’ to denote the time after which
algorithm is executed and ‘refresh-event’ to denote the event
when refresh signal is sent to refresh all or selected blocks
of the cache. Note that since interval length is larger than the
period of refresh-events, several refresh-events may happen
within an interval.
A. Main Idea
Our technique works on the observation that there exists
large intra-application and inter-application variation in cache
demands of different applications. Based on this, our technique
dynamically changes the active cache size of an application,
such that the performance is minimally affected while a large
energy saving is obtained. As for refresh, our technique peri-
odically refreshes only valid lines in the cache. Our technique
reduces the number of refreshes due to three reasons. First, it
avoids refreshing invalid blocks. Second it reduces the number
of active and valid blocks inside the cache. Third, the reduction
in execution time due to smaller number of refreshes also
reduces the number of periodic refresh-events required.
B. Cache Coloring
For selectively allocating cache space to the application,
we use cache coloring scheme [24], [25], which we briefly
summarize below. In this scheme, the cache is logically
divided into multiple (say M ) non-overlapping bins, called
cache colors. Further, the physical pages are also divided into
M memory regions based on the least significant bits (LSBs)
of their physical page number.
The maximum number of colors, M is given by
M =
SL2
P ×W
(1)
Here SL2 shows the L2 size, P shows the system page size (=
4 KB in this paper) and W shows the L2 cache associativity.
Cache coloring scheme maps every memory region (and
hence, all physical pages in that region) to a unique color
in the cache [25]. To record the mapping between memory
region and cache color, a small mapping table is used. By
controlling this mapping, such that all the memory regions are
allocated to only a few cache colors, the cache quota allocated
to the program can be dynamically controlled [25]. Further,
the remaining colors are effectively not used and hence, they
can be turned-off for saving cache energy. To achieve this, at
any point of execution of the program, if m (< M ) colors
are allocated to the program, the mapping table records the
mapping of M memory regions to m cache colors [25]. Thus,
cache reconfiguration is achieved at the granularity of a single
cache color.
To see the typical size of number of colors, we take the
example of a 2MB, 8-way cache with 64B block size. Then
from Equation 1, we get M = 64 colors. Thus, the mapping
table has 64 entries, each of which is 6-bits (= log
2
64) wide.
C. Profiling Cache
To estimate the miss-rate for different cache sizes, we
use multiple profiling units which store auxiliary tags. The
profiling units work on the idea of set-sampling [23], [26].
We use five profiling units, each of which profiles size 1X,
X/2, X/4, X/8 and X/16 of the L2 cache size. For example,
if the L2 cache size is 2MB, the profiling unit marked as
1X emulates an L2 cache of size 2MB and thus provides an
estimate of number of misses of 2MB cache. Similarly, the
profiling unit marked as X/2 provides an estimate of number
of misses of an L2 cache of size 1MB and so on. The profiling
units use a large sampling ratio (e.g. 1/64) and do not store
data and hence, their overhead is small. For example, for a
sampling ratio of 1/64 and tag size of 30 bits, the overhead of
all profiling units is only 0.16% of the L2 cache size.
D. Use of CPI Stack
For estimating the execution time under different cache
sizes, we use CPI stack technique [27], [28]. Out of various
components of CPI stack, we use memory stall cycle compo-
nent. We assume that, in an interval, the number of memory
stall cycles vary linearly with the number of load misses. Also,
we use extra counters in profiling units to also record load
misses for different cache sizes. Further, by using the above
assumption, we can get memory stall cycles for different load
miss values and hence, for different cache sizes. Using this, the
execution time under different cache sizes can be estimated.
E. Estimating the Refresh Energy
To estimate the refresh energy under different configura-
tions, prediction of the number of cache lines in a refresh
period under those configurations is required. For this purpose,
we assume that during an interval the working set of the
application remains nearly the same. Our technique maintains
a counter nV alid to count the number of valid lines present in
the cache at any time. The nV alid counter is incremented on
insertion of a block in the cache and decremented on eviction
of a valid block, and thus, the counter is obtained without scan-
ning the array. If Lines(Cs) shows the number of total cache
lines at a cache size Cs, then the number of refresh operations
(R) at Cs can be estimated as R = min(nV alid, Lines(Cs)).
By estimating the time consumed in an interval for any cache
size, the number of refresh periods can be estimated; and by
multiplying it with R, the total number of lines refreshed in
an interval can be estimated.
IV. ENERGY SAVING ALGORITHM
In this section, we discuss our energy saving algorithm,
which can be a kernel module. The algorithm is executed
after every few million (e.g. 10 million) instructions. In each
execution, the algorithm executes the following steps.
1) First, a set of candidate configurations (SpaceC) is
selected using the following criterion.
• To avoid cache thrashing, at least CMin colors are
always allocated to the application. In our experi-
ments, CMin is set to N/16.
• The granularity of cache allocation is set to be two
colors, since this enables us to cover a large space
of configurations, while still keeping the algorithm
overhead small.
• To keep the reconfiguration overhead small, in each
interval, a maximum of ∆ colors can be turned-on
or turned-off. In our experiments, ∆ has been set to
16 colors.
Thus, the configuration space SpaceC consists of the
configurations which satisfy the following condition:
SpaceC = {Ci|CMin ≤ Ci ≤ M,Ci (mod 2) =
0, |Ci − C⋆| ≤ ∆}
2) For each configuration in SpaceC , the algorithm esti-
mates the execution time. In addition, the algorithm also
estimates the execution time of a full-size cache (i.e. one
with M colors). Let Ti be the execution time estimate
of a configuration Ci and T0 be that of the full size
configuration. Then, the percentage extra time (δi), that
Ci is taking over full-size configuration can be estimated
as
δi =
Ti − T0
T0
× 100 (2)
The algorithm computes δi values for all configurations
in SpaceC and rejects the configurations for which δi >
β. This is to ensure that the algorithm does not choose
those configurations which cause large performance loss.
In our experiments, β has been set to 3%.
3) For the remaining configurations in SpaceC , the al-
gorithm computes the memory subsystem energy (as
shown in Equation 3) and chooses a configuration with
the minimum energy consumption for the next interval.
Note that in each interval, the algorithm examines only a
maximum of ∆+ 1 configurations and hence, its overhead is
small.
V. IMPLEMENTATION
We assume that power-gating of eDRAMs for reducing
their leakage energy is achieved by a suitable circuit-level
technique, as proposed by several authors [29], [30].
Reconfigurations are handled as follows. When the number
of colors of an application are reduced, the data in those colors
are flushed and the regions mapped to those colors are mapped
to some other color of the application. When an extra color
is allocated to an application, some memory regions of the
application which are currently mapped to other colors are
mapped to this color and thus, the application starts using this
color.
With our technique, block switching takes place only at
phase boundaries and not at critical access path of cache.
Our technique requires counters for storing the number of
misses to different regions in the profiling cache and energy
consumption of different configurations etc. However, since
the overhead of counters is much smaller than that of memory
subsystem (LLC+DRAM), we ignore the overhead of counters.
The size of mapping table is extremely small and hence, its
access latency and energy consumption are extremely small.
The energy saving algorithm runs after a large interval and
hence, its overhead is easily amortized over the phase length.
VI. EXPERIMENTAL METHODOLOGY
A. Simulation Platform and Workload
We use Sniper, a state-of-the-art x86-64 microarchitecture
simulator, which is based on Pin [28]. We use interval core
model with 128 entry ROB (reorder buffer), 2.2 GHz fre-
quency and a dispatch width of 4 micro-operations. All caches
use a block size of 64B. Both L1D and L1I are 32KB, 4-way,
LRU caches and have a latency of 2 cycles. The L2 cache is
a 2MB, 8-way, LRU cache with 12 cycle latency. The latency
of main memory is 154 cycles and memory queue contention
is also modeled. Interval length is 10M instructions.
We use all SPEC2006 benchmarks with ref inputs. For
maintaining clarity in the figures, we use three-letter acronyms
of the benchmarks, as shown in Table I. The benchmarks are
fast-forwarded for 10B instructions. Then, each benchmark is
simulated for 400M instructions.
TABLE I
NAME OF SPEC2006 BENCHMARKS AND THEIR ACRONYMS
Name Acronym Name Acronym
astar ast libquantum lib
bwaves bwa mcf mcf
bzip2 bzi milc mil
cactusADM cac namd nam
calculix cal omnetpp omn
dealII dea perlbench per
gamess gam povray pov
gcc gcc sjeng sje
gemsFDTD gem soplex sop
gobmk gob sphinx sph
gromacs gro tonto ton
h264ref h26 wrf wrf
hmmer hmm xalancbmk xal
lbm lbm zeusmp zeu
leslie3D les
B. Comparison With Other Techniques
We take eDRAM L2 cache with periodic refresh-all (i.e.
both dirty and clean blocks are refreshed) policy as the base-
line. For comparison, we also implement Refrint polyphase-
valid (RPV) policy [12], which works on the intuition that on a
read or a write, the line is automatically refreshed and hence, it
need not be refreshed for the duration of one retention period.
RPV divides the retention period into number of phases. Each
cache line maintains the information about the phase in which
it was last updated. Afterwards, to reduce the number of
refresh operations, RPV refreshes the line at the beginning of
this phase, instead of refreshing at beginning of refresh period
itself. We use RPV with four phases, since this is shown to
provide significant energy savings [12].
Agrawal et al. [12] also propose Refrint polyphase-dirty
(RPD) policy which eagerly invalidates valid blocks to avoid
refreshing them and refreshes only dirty blocks. For appli-
cations which have only small fraction of dirty data, RPD
policy would very aggressively invalidate almost the whole
cache; and for small retention periods (e.g. 40µs translates to
only 40,000 cycles for a 1GHz processor), RPD will greatly
increase the access to main memory. Since future technology
generations are expected to have even smaller retention pe-
riods, RPD will incur large performance loss and hence, we
do not evaluate this. Further, RPV policy has been shown to
perform better than another policy proposed by Agrawal et al.,
namely the periodic-valid refresh policy [12] and hence, we
do not evaluate periodic-valid refresh policy.
C. Energy Model
We account for the energy consumption of L2 cache (EL2),
main memory (EDRAM ) and energy cost of algorithm (EAlgo),
since the techniques evaluated here affect the other compo-
nents only minimally. We use the following notations. Edynxyz
and P leakxyz show the dynamic energy per access and leakage
energy per second, respectively, in a component xyz (e.g. L2
or DRAM). For our technique, B shows the number of blocks
which are turned on or off; Eχ shows the energy consumed in
a single such block transition and Etran shows the total energy
consumed in block transitions. FA, HL2 and ML2 show the
active fraction of cache, number of L2 hits and L2 misses
in an interval, respectively. NR shows the number of blocks
which are refreshed within all refresh-events in an interval.
T denotes the time length of an interval in seconds. ADRAM
shows the number of DRAM accesses.
The L2 leakage energy is assumed to scale with the active
fraction of cache [23]. For computing L2 dynamic energy, an
L2 miss is assumed to consume twice the dynamic energy as
that of an L2 hit [23]. Thus, we have
E = EL2 + EDRAM + EAlgo (3)
EL2 = LEL2 +DEL2 +REL2 (4)
LEL2 = P
leak
L2 × FA × T (5)
DEL2 = E
dyn
L2 × (2ML2 +HL2) (6)
REL2 = NR × E
dyn
L2 (7)
EDRAM = P
leak
DRAM × T + E
dyn
DRAM ×ADRAM (8)
EAlgo = Eχ ×B + Eprof (9)
Eprof = P
leak
prof × T + E
dyn
prof ×Aprof (10)
We ignore the energy overhead of RPV algorithm, thus, for
experiments with baseline eDRAM cache, SRAM cache and
RPV, we have EAlgo = 0 and FA = 1. We use CACTI [31]
to obtain the values of EDynL2 and PLeakL2 at 45nm for SRAM
cache, assuming a bank size of 1MB. For 2MB cache, we get,
EDynL2 = 0.648 nJ/access and PLeakL2 = 1.296 Watt.
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Fig. 1. Results for different schemes at 40 µs refresh period. Note that % improvement in performance refers to % reduction in simulation time, and hence,
a higher value is better. Similarly, for decrease in RPKI and % energy saved, a higher value is better.
Following [12], we assume that L2 cache access times and
energy values are same in both SRAM and eDRAM caches.
Further, the leakage energy consumption of eDRAM is 1/8th
of the SRAM cache [8], [12]. For eDRAM, the time and
energy consumed in refreshing a line is equal to the time and
energy to access the line, respectively [12]. For eDRAM L2,
the bank size of L2 is 1MB. We assume that each bank of
L2 cache has dedicated logic to process refresh requests and
using pipelining, a line can be refreshed in a single cycle [12].
EdynDRAM and P leakDRAM are taken as 70 nJ and 0.18 Watt,
respectively [23] and Eχ is taken as 2 pJ [23]. For computing
energy values of profiling cache, we use CACTI and take the
energy consumed in data array only [23]. For a profiling cache,
corresponding to 2MB L2, we get Edynprof = 0.0031 nJ/access
and P leakprof = 0.0050 Watt. Clearly, the energy consumption of
profiling cache is negligible compared to that of L2 cache.
D. Evaluation Metrics
We take the baseline as an eDRAM cache which periodi-
cally refreshes all the blocks at the given refresh period. For
SRAM L2, RPV and our technique, we show the results on
following metrics:
1) Percentage energy saving
2) Percentage reduction in execution time
3) Absolute reduction in number of lines refreshed per kilo
instructions (RPKI). This result is shown only for RPV
and our technique.
For our technique, we also show the results on the following
metrics:
1) ActiveRatio (the fraction of active lines averaged over
entire execution [23])
2) Absolute increase in MPKI due to use of our technique
ActiveRatio enables us to evaluate the aggressiveness of
cache turn-off of our technique and increase in MPKI helps in
evaluating the increase in main memory traffic. Since RPV
does not turn-off the cache or cause early invalidation, its
ActiveRatio is always 100% and the increase in MPKI is
always zero. Similar is also true for SRAM L2.
VII. RESULTS AND ANALYSIS
A. Results with 40 µs Refresh Period
Figure 1 shows the results with a refresh period of 40 µs. On
average, RPV saves 13.5% energy, while our technique saves
22.8% energy. Also, RPV improves performance by 5.9%,
while our technique improves performance by 9.7%. Clearly,
our technique outperforms RPV by a large margin, in terms
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Fig. 2. Results for different schemes at 30 µs refresh period. Note that % improvement in performance refers to % reduction in simulation time, and hence,
a higher value is better. Similarly, for decrease in RPKI and % energy saved, a higher value is better.
of both performance and energy efficiency. This is because of
several reasons. While RPV aims to save only refresh energy,
our technique saves both leakage and refresh energy. While
RPV keeps the entire cache ON, using our technique, the
average ActiveRatio is 49.0% and thus, our technique turns-
off more than half the cache. This also reflects in large saving
in leakage energy. The average reduction in RPKI for RPV
and our technique are 66.4 and 252.3, respectively, thus our
technique reduces RPKI more effectively than RPV. Thus,
even in terms of refresh energy, our technique provides larger
savings than RPV.
The average increase in MPKI by using our technique is
0.42, which is quite small. Thus, despite periodically recon-
figuring the cache, our technique does not cause significant
increase in off-chip traffic.
As for SRAM cache, for all the applications, its energy
efficiency is inferior to that of eDRAM baseline. On aver-
age, SRAM cache consumes 22.2% more energy than the
baseline eDRAM cache. This is because the leakage energy
consumption of SRAM is significantly higher than that of
the eDRAM. On taking SRAM cache as the baseline, the
energy saving provided by our technique will be even larger.
This shows that effective management of leakage and refresh
energy provided by our technique makes eDRAM cache a
viable, energy-efficient alternative for large LLCs in modern
processors. SRAM cache provides better performance than the
eDRAM baseline since it does not require refresh operations,
which leads to saving of time. On average, SRAM cache has
19.5% better performance than the baseline eDRAM cache.
B. Results with 30µs Refresh Period
Since retention period is expected to reduce with technolog-
ical scaling [11], we test our technique with a refresh period
of 30 µs. Note that since SRAM does not require refresh
operations, its results are unaffected by the refresh period.
Figure 2 shows the results with a refresh period of 30 µ.
On average, RPV provides 16.0% energy saving, while our
technique provides 27.9% energy saving. Thus, our technique
provides large advantage over RPV. Compared to the case of
40µs refresh period, the energy savings of both the techniques
is increased. This is because of the fact that for smaller
refresh period, a larger fraction of energy is spent in the form
of refresh energy and hence, the benefits provided by any
refresh energy saving techniques are also increased. Similar
explanation also applies for other metrics, viz. performance
improvement and decrease in RPKI.
On average, RPV provides 8.6% and our technique provides
14.0% better performance over the baseline eDRAM cache
(see Figure 2). Further, RPV reduces RPKI by 103 and our
technique reduces RPKI by 371, thus offering more than 3
times better advantage than the RPV technique. The average
increase in MPKI by using our technique is 0.42, which is
small.
As for SRAM cache, compared to eDRAM cache, it pro-
vides 2.3% loss in energy. Comparing this with the case of
40µs refresh period, we observe that the energy advantage of
eDRAM cache is reduced when the refresh period is smaller.
Notice that even for a mere 10µs reduction in refresh period
(from 40µs to 30µs) of eDRAM, its energy efficiency margin
over SRAM cache is reduced from 22.2% to 2.3%. Thus,
the energy advantage of a low-leakage device like eDRAM
over conventional SRAM (and consequently, its adoption) will
crucially depend on the refresh period. Further, SRAM cache
provides 26.2% better performance than the eDRAM cache
and with reduction in eDRAM refresh period, the performance
advantage of SRAM is increased for the reasons mentioned
above.
The results presented in this section show that our technique
is very effective in saving cache leakage and refresh energy.
Saving in cache energy provided by our technique is also likely
to reduce the temperature of the chip and cooling requirement
[32] and hence, lead to further energy savings.
VIII. CONCLUSION
In this paper, we have presented a technique for saving
leakage and refresh energy in eDRAM caches. The experi-
mental results have shown that our technique provides sig-
nificant energy savings compared to baseline eDRAM cache
and also outperforms a state-of-the-art eDRAM energy saving
technique. Our technique does not require offline profiling and
hence, is suitable for real-world systems which execute tril-
lions of instructions. Our future work will focus on evaluating
our technique for wide range of system parameters and for
multicore systems.
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